

Waveform




Fig: Operational waveform of SISO.


Serial Input parallel Output (SIPO)

The register in which the data is loaded serially one by one and output is taken out at a time (simultaneously), the register is called SIPO register.


In SIPO register, the outputs are registers disabled as long as the loading is taking place. As soon as the loading is complete, the outputs are enabled so that all the loaded data is made available over all the output lines simultaneously.

The no. of clock required to store the n -bit data is n clock cycle. This means the speed of SIPO is same as that of SISO.

The functional block diagram of SIPO is shown on the overleaf page.



parallel outputs
 Figs SIPO shift registers



Figs waveform of serial in parallel out shift registers.

Truth Tables

clk	Dm	output			
		Q ₃	Q ₂	Q ₁	Q ₀
↓	0	0	0	0	0
↓	1	1	0	0	0
↓	1	1	1	0	0
↓	0	0	1	1	0
↓	1	1	0	1	1
↓					
↓					

③ PARALLEL IN SERIAL OUTPUT (PISO):

In this circuit mode, the bits are entered in parallel fashion and output is taken serially bit by bit. Output of previous FF is connected to the input of the next one with the help of a combinational circuit. Then, the binary input B_0, B_1, B_2, B_3 is applied through the same combinational circuit. There are two modes in which the circuit work:

These are i) Shift mode ii) Load mode.

The below figure shows the block diagram of PISO.




Fig: (Block) Functional block diagram of PISO

Operation:

Load Mode: - when the shift/load line is low (0), the AND gates 2, 4, 6 become active. They pass B_1, B_2 and B_3 bits to the corresponding flip-flop. On the leading edge of clock, the binary inputs B_0, B_1, B_2 and B_3 gets loaded into the corresponding flip-flop. Therefore, parallel loading takes place.

Shift Mode: when the shift/load line is high (1), the AND gates 2, 4, 6 become inactive and hence parallel loading of data is impossible. But the AND gates 1, 3, 5 become active. Therefore the shifting of data from left to right bit by bit on application of ~~the~~ -ve falling edge of clock signal takes place.

④

PARALLEL IN PARALLEL OUT (PIPO).

In this type of shift register the data is ~~serially~~ parallelly loaded simultaneously and output is also parallelly taken. In this mode, the n -bit binary input B_0, B_1, B_2, B_3 is applied to the data inputs D_0, D_1, D_2, D_3 respectively of the four flip-flops. As soon as a negative clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously. The loaded bits will appear simultaneously to the output side.




Fig: parallel inputs parallel outputs (PIPO).